Hiindex LOGO

Research Article

Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic


Author(s): P.Hemapriyaa , S.Revathi Priyadharsini
Affiliation: Student, ME- VLSI DESIGN , Sri Ramanujar Engineering College,Chennai, India
Year of Publication: 2016
Source: International Journal of Computing Algorithm
     
×

Scholarly Article Identity Link


HTML:

<a href="http://www.hindex.org/2016/article.php?page=894"><img src="http://www.hindex.org/sai.php/2016SCIA316F0894" alt="SAI"></a>


File:

http://www.hindex.org/2016/p894.pdf


Citation: P.Hemapriyaa, S.Revathi Priyadharsini. "Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic." International Journal of Computing Algorithm 5.1 (2016): 41-45.

Abstract:
Due to scaling in recent trends in modern semiconductor industries, critical instance such as voltage spikes, temperature, interlink between IC circuits has been improvised under the design. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. We introduced the fuzzy logic based asynchronous NoC to attain the high throughput and diminish the delay between the inter logic circuits aim to select the less congested paths to produce load balance in the network especially under realistic traffic loads. Our Fuzzy logic based routing algorithm is an adaptive, low cost, and scalable. It outperforms against different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.


Keywords Asynchronous design, congestion, network on chip NoC, process variation PV, routing algorithms.


  • BibTex
  • Reference
  • XML
  • JSON
  • Dublin Core
  • CSL

@article{Sat1689444, author = {P.Hemapriyaa,S.Revathi Priyadharsini}, title = {Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic}, journal={International Journal of Computing Algorithm}, volume={5}, issue={1}, issn = {2278-2397}, year = {2016}, publisher = {Scholarly Citation Index Analytics-SCIA}

  • [1] International Technology Roadmap for Semiconductors
  • [2] D. Boning and S. Nassif, “Models of process variations in device and interconnect,” in Design of High-Performance Microprocessor Circuits, A. Chandrakasan, Ed. IEEE Press, 2000.
  • [3] P. P. Pande, C. Grecu, M. Jones, A. Ivanov, and R. Saleh, “Performance evaluation and design trade-offs for network-on-chip interconnectarchitectures,” IEEE Trans. Comput., vol. 54, no. 8, pp. 1025–1040,Aug. 2005.
  • [4] M. Palesi, R. Holsmark, S. Kumar, and V. Catania, “Application specific routing algorithms for networks on chip,” IEEE Trans. Parallel Distrib. Syst., vol. 20, no. 3, pp. 316–330, Mar. 2009.
  • [5] C. Nicopoulos et al., “On the effects of process variation in network-on-chip architectures,” IEEE Trans. Dependable Secure Comput., vol. 7,no. 3, pp. 240–254, Aug. 2010.
  • [6] Commun., Aug. 2015. [16] S. Ranka et al., “Contemporary computing,” in Communications in Computer and Information Science, vol. 40. Berlin, Germany: SpringerVerlag, Aug. 2009.
  • [7] Y. Markovsky, Y. Patel, and J. Wawrzynek, “Using adaptive routing to compensate for performance heterogeneity,” in Proc. ACM/IEEE Int.Symp. Netw.-Chip, May 2009, pp. 12–21.
  • [8] A.Sharifi and M. Kandemir, “Process variation-aware routing in NoC based multicores,” in Proc. ACM/EDAC/IEEE Design Autom. Conf., Jun. 2011, pp. 924–929.
  • [9] W. Dally and B. Towles, Principles and Practices of Interconnection Networks. San Mateo, CA, USA: Morgan Kaufmann, 2004.

  • <?xml version='1.0' encoding='UTF-8'?> <record> <language>eng</language> <journalTitle>International Journal of Computing Algorithm</journalTitle> <eissn>2278-2397 </eissn> <publicationDate>2016</publicationDate> <volume>5</volume> <issue>1</issue> <startPage>41</startPage> <endPage>45</endPage> <documentType>article</documentType> <title language='eng'>Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic</title> <authors> <author> <name>P.Hemapriyaa</name> </author> </authors> <abstract language='eng'>Due to scaling in recent trends in modern semiconductor industries, critical instance such as voltage spikes, temperature, interlink between IC circuits has been improvised under the design. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. We introduced the fuzzy logic based asynchronous NoC to attain the high throughput and diminish the delay between the inter logic circuits aim to select the less congested paths to produce load balance in the network especially under realistic traffic loads. Our Fuzzy logic based routing algorithm is an adaptive, low cost, and scalable. It outperforms against different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.</abstract> <fullTextUrl format='pdf'>http://www.hindex.org/2016/p894.pdf</fullTextUrl> <keywords language='eng'> <keyword>Asynchronous design, congestion, network on chip NoC, process variation PV, routing algorithms.</keyword> </keywords> </record>

    { "@context":"http://schema.org", "@type":"publication-article","identifier":"http://www.hindex.org/2016/article.php?page=894", "name":"Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic", "author":[{"name":"P.Hemapriyaa "}], "datePublished":"2016", "description":"Due to scaling in recent trends in modern semiconductor industries, critical instance such as voltage spikes, temperature, interlink between IC circuits has been improvised under the design. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. We introduced the fuzzy logic based asynchronous NoC to attain the high throughput and diminish the delay between the inter logic circuits aim to select the less congested paths to produce load balance in the network especially under realistic traffic loads. Our Fuzzy logic based routing algorithm is an adaptive, low cost, and scalable. It outperforms against different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.", "keywords":["Asynchronous design, congestion, network on chip NoC, process variation PV, routing algorithms."], "schemaVersion":"https://schema.org/version/3.3", "includedInDataCatalog":{ "@type":"DataCatalog", "name":"Scholarly Citation Index Analytics-SCIA", "url":"http://hindex.org"}, "publisher":{"@type":"Organization", "name":"Scientific Communications Research Academy" } }

    <?xml version='1.0' encoding='utf-8'?> <oai_dc:dc xmlns:dc="http://purl.org/dc/elements/1.1/" xmlns:oai_dc="http://www.openarchives.org/OAI/2.0/oai_dc/" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance" xsi:schemaLocation="http://www.openarchives.org/OAI/2.0/oai_dc/ http://www.openarchives.org/OAI/2.0/oai_dc.xsd"> <dc:contributor>S.Revathi Priyadharsini</dc:contributor> <dc:contributor></dc:contributor> <dc:contributor></dc:contributor> <dc:creator>P.Hemapriyaa</dc:creator> <dc:date>2016</dc:date> <dc:description>Due to scaling in recent trends in modern semiconductor industries, critical instance such as voltage spikes, temperature, interlink between IC circuits has been improvised under the design. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. We introduced the fuzzy logic based asynchronous NoC to attain the high throughput and diminish the delay between the inter logic circuits aim to select the less congested paths to produce load balance in the network especially under realistic traffic loads. Our Fuzzy logic based routing algorithm is an adaptive, low cost, and scalable. It outperforms against different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.</dc:description> <dc:identifier>2016SCIA316F0894</dc:identifier> <dc:language>eng</dc:language> <dc:title>Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic</dc:title> <dc:type>publication-article</dc:type> </oai_dc:dc>

    { "identifier": "2016SCIA316F0894", "abstract": "Due to scaling in recent trends in modern semiconductor industries, critical instance such as voltage spikes, temperature, interlink between IC circuits has been improvised under the design. The saturation throughput and average message delay are used as performance metrics to evaluate the throughput. We introduced the fuzzy logic based asynchronous NoC to attain the high throughput and diminish the delay between the inter logic circuits aim to select the less congested paths to produce load balance in the network especially under realistic traffic loads. Our Fuzzy logic based routing algorithm is an adaptive, low cost, and scalable. It outperforms against different adaptive routing algorithms in the average delay and saturation throughput for various traffic patterns.", "author": [ { "family": "P.Hemapriyaa,S.Revathi Priyadharsini" } ], "id": "894", "issued": { "date-parts": [ [ 2016 ] ] }, "language": "eng", "publisher": "Scholarly Citation Index Analytics-SCIA", "title": " Saturation Throughput And Delay Aware Asynchronous Noc Using Fuzzy Logic", "type": "publication-article", "version": "3" }